JPS6124742B2 - - Google Patents
Info
- Publication number
- JPS6124742B2 JPS6124742B2 JP11277978A JP11277978A JPS6124742B2 JP S6124742 B2 JPS6124742 B2 JP S6124742B2 JP 11277978 A JP11277978 A JP 11277978A JP 11277978 A JP11277978 A JP 11277978A JP S6124742 B2 JPS6124742 B2 JP S6124742B2
- Authority
- JP
- Japan
- Prior art keywords
- access
- bus
- circuit
- response
- access request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000004044 response Effects 0.000 claims description 36
- 230000008878 coupling Effects 0.000 claims description 6
- 238000010168 coupling process Methods 0.000 claims description 6
- 238000005859 coupling reaction Methods 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 5
- 238000001514 detection method Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11277978A JPS5539971A (en) | 1978-09-12 | 1978-09-12 | Joining device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11277978A JPS5539971A (en) | 1978-09-12 | 1978-09-12 | Joining device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5539971A JPS5539971A (en) | 1980-03-21 |
JPS6124742B2 true JPS6124742B2 (en]) | 1986-06-12 |
Family
ID=14595276
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11277978A Granted JPS5539971A (en) | 1978-09-12 | 1978-09-12 | Joining device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5539971A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2573790B2 (ja) * | 1984-12-07 | 1997-01-22 | 日本電気株式会社 | 転送制御装置 |
JPH0343856A (ja) * | 1989-07-11 | 1991-02-25 | Nec Corp | システムバス結合装置 |
-
1978
- 1978-09-12 JP JP11277978A patent/JPS5539971A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5539971A (en) | 1980-03-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0681240B1 (en) | Duplicate cache tag memory system | |
US5327538A (en) | Method of utilizing common buses in a multiprocessor system | |
US6175888B1 (en) | Dual host bridge with peer to peer support | |
JPS6124742B2 (en]) | ||
EP0169909B1 (en) | Auxiliary memory device | |
JPS6029141B2 (ja) | 結合装置 | |
JPS633351B2 (en]) | ||
JPS6184767A (ja) | システム間結合方式 | |
JPH0223060B2 (en]) | ||
JPS6132162A (ja) | 情報転送の競合防止回路 | |
JPS5834858B2 (ja) | デ−タ交換制御方式 | |
JP3157513B2 (ja) | 拡張記憶装置 | |
JPS638500B2 (en]) | ||
JPH0751633Y2 (ja) | メモリ制御回路 | |
JPS63142456A (ja) | 情報処理装置 | |
JP3304503B2 (ja) | 2重系マルチプロセッサシステム | |
JPH01133444A (ja) | システムバス制御装置 | |
JPS622343B2 (en]) | ||
JPS6379161A (ja) | 半導体記憶装置 | |
JPH0553999A (ja) | Cpu間割込み制御装置 | |
JPS6332649A (ja) | マルチプロセツサシステム | |
JPH0351017B2 (en]) | ||
JPS61165160A (ja) | バス制御方式 | |
WO1996033466A1 (en) | Performing input/output operations in a multiprocessor system | |
JPS59127134A (ja) | デ−タ転送装置 |